

25. The memory of claim 24, wherein the individual charge storage elements have different widths across top and bottom portions thereof in said at least one direction, the top portions being wider than the bottom portions, and the control gates protruding downward therebetween a distance at least as great as a thickness of the top portions.

26. The memory of claim 24, wherein the field dielectric is formed over a surface of the semiconductor substrate.

27. The memory of claim 24, wherein the array includes the storage elements arranged in a regular pattern of rows and columns, said at least one direction extending along the columns, and wherein the rows include select gates and source/drain regions in the substrate alternately positioned between adjacent storage elements along the rows.

28. A non-volatile memory, comprising:

A rectangular array of charge storage elements formed on a substrate surface with a first layer of dielectric therebetween, the individual charge storage elements including a first portion positioned against the first dielectric layer with a first width in one direction across the array and a second portion integrally formed with the first portion a distance removed from the first dielectric layer and with a second width in said one direction, said second width being greater than said first width, and

elongated electrically conductive control gates extending in said one direction across surfaces of a plurality of charge storage elements furthest removed from the substrate and with a second layer of dielectric therebetween, the control gates additionally extending between adjacent charge storage elements for a distance at least equal to a thickness of the second portion of the charge storage elements, the extensions of the control gates between adjacent charge storage elements providing electrical shielding in said one direction between at least the second portions thereof.

29. The non-volatile memory of claim 28, wherein dielectric material fills spaces between the first portions of adjacent ones of the charge storage elements and includes a slot therein into which the control gates extend a distance between the first portions of adjacent charge storage elements.

30. The non-volatile memory of claim 29, wherein the dielectric material between the first portions of adjacent ones of the charge storage elements is formed over the substrate surface.

31. The non-volatile memory of claim 28, wherein the array includes memory cells that individually include, in a second direction across the array, two charge storage elements between adjacent substrate source and drain regions and a select transistor between the two charge storage elements, said second direction being perpendicular to said one direction.